In recent years Quantum cellular automata (QCA) have been used widely to digital circuits and systems. QCA technology is a promising alternative to CMOS technology. It is attractive due to its fast speed, small area and low power consumption. The QCA offers a novel electronics paradigm for information processing and communication. It has the potential for attractive features such as faster speed, higher scale integration, higher switching frequency, smaller size and low power consumption than transistor based technology. In this paper, new Peres and Six-Correction (PSCL) gate is proposed based on QCA logic gates: the PSCL gate, MV gate and Inverter gate. The proposed circuit is a promising future in constructing of nano-scale low power consumption information processing system and can stimulate higher digital applications in QCA.
Introduction
Quantum technology has gradually applied in various fields [1, 2] . Quantum-dot cellular automata is projected as a promising nanotechnology for future ICs [3, 4] . A QCA is an array of structures known as quantum-dots. Computing with QCA is achieved by the tunneling of individual electrons among the quantum-dots inside a cell and the classical coulomb interaction among them. A QCA cell consists of two electrons positioned at opposite corners owing to columbic repulsion, so the polarization states of P= -1 and P= +1 can be represented by two stable configuration of a pair of electrons, the corresponding the logic values of "0" and "1" also be represented in Fig. 1 The electrostatic repulsion between electrons leads to the synchronization of neighboring cells. Thus, one cell's polarization is determined by the effect of its neighboring cell's polarization.
Therefore, the array of QCA cells will be able to propagate information as a wire [5] . The QCA cells can form the primitive logic gates shown in Fig. 2 (inverter gate), Fig. 3 (majority gate). A majority gate with the logic function of MV(A,B,C) = AB+AC+BC is composed of five cells. By setting one of the inputs of this gate permanently to 0 or 1, AND and OR functions will be formed in QCA. Some other combinational logic designs with plus-shaped quantum-dot cellular automata using minority gate as the fundamental building block have been presented in [6] . Fig.6 shows a 3x3 Peres gate [9] . The input vector is I (A, B, C) and the output vector is O (P, Q and R). The output is defined by P = A, Q = AB and R=ABC. 
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Simulation and Result Discussion
The circuit is functionally simulated using the QCADesigner 
CONCLUSIONS
This paper present Peres and Six-correction logic (PSCL) gate based on QCA does logic gates. The proposed PSCL gate has been simulated and verified using QCADesigner. The result is compared in terms of complexity (cell count), covered area and time delay. The simulation result shows that the proposed design achieves a sound improvement. This design will be very helpful for designing ultra low power digital circuits. .
